multiple signals using Simulink

Get started with VHDL

VHDL 

for writing a code in vhdl for design a system we need three tips  library declaration   entity declaration and architecture declaration .

library ieee with some packages often used in VHDL , entity define  system inputs and outputs , . architecture describe the behavior of system to get results  

  for showing some details from here 

thanks for read .